next up previous contents
Next: LSI Logic Up: INDUSTRIAL COLLABORATION Previous: Semiconductor Research Corporation

Cadence Design Systems

Prof. Banerjee has a DARPA grant entitled "VLSI CAD on Scalable High-Performance Computing Platforms". He has issued a subcontract to Cadence Design Systems (contact: Dr. Edwin Petrus) for transferring the technology of parallel algorithms for design rule checking to that company. Last year, the project was completed. Cadence now has a commercial tool called VAMPIRE which is a design rule checker which runs in parallel on a network of workstations. The parallel algorithm is based on the techniques developed by Prof. Banerjee and his students. His graduate student Sumit Roy has spent last summer working at Cadence to transfer that technology.

CPDC Webmasters
Wed Dec 10 16:19:42 CST 1997