Nostra-XTalk : A Predictive Framework for Accurate Static Timing Analysis in UDSM VLSI Circuits

Debasish Das, Ahmed Shebaita, Yehea Ismail, Hai Zhou and Kip Killpack
EECS, Northwestern University, Evanston, IL 60208
† Strategic CAD Lab, Intel Corporation, Hillsboro, OR 97124

ABSTRACT
This paper presents a predictive framework for accurate static timing analysis in UDSM VLSI circuits. As technology scales to smaller dimensions, coupling capacitances are becoming a critical factor in signal integrity analysis. Coupling capacitances contribute to the noise and play a seminal role in determining the timing windows of a circuit. Accurate analysis of coupling effects is indispensable for meaningful static timing and signal integrity analysis. Our proposed framework presents a Directed Search technique to calculate accurate coupling effects. We performed experiments on the ISCAS’85 benchmarks and present the accuracy improvement up-to 45.5% compared to existing approaches. We also show that our framework decreased cell delay look-up table accesses up-to 64.8%. Our results present the coupling effect on static timing analysis.

Categories and Subject Descriptors: J.6 [Computer-Aided Engineering]: Computer-Aided Design
General Terms: Algorithms
Keywords: Static timing analysis, Crosstalk

1. INTRODUCTION
Progress of deep sub-micron technologies has resulted into shrinking geometries which in-turn, have led to a decrease in the self-capacitance of wires. Meanwhile it also increased the aspect ratio of wires over 2.0 for intermediate wiring layers [13]. Future trends indicate that the lateral component of interconnect capacitance (coupling capacitance) can reach five times [13, 9] as much as the vertical capacitances. Coupling capacitance increases the total equivalent capacitance of interconnects. Mathematically
\[ C_{eq} = C_g + \sum_{j \in \text{coupled lines}} MCF_j C_{eq} \]
where, \( C_g \) is the equivalent line-to-ground capacitance, \( C_{eq} \) is the coupling capacitance between the line of interest and its \( j \)-th neighbor, and \( C_{eq} \) is the equivalent total capacitance of the line of interest. \( MCF_j \) is the miller coupling factor that depends upon the relative switching activity of the line of interest and its \( j \)-th coupled line. Recent researches have calculated the switching factors to be 0 to 2 when the waveform on coupled interconnects are assumed to be pulses [12], -1 to 3 when the waveforms are assumed to be ramps [8, 2], and -1.885 to 3.885 when the waveforms are considered exponential [7].

Coupling capacitances contribute significantly in calculating interconnect delays. Due to the dominance of coupling capacitance over all parasitics of interconnect wire, failure to take the accurate effect of coupling (henceforth will be called cross talk interchangeably) into timing or signal integrity analysis will produce results far off from the reality. Also assuming a simple coupling model with 0 to 2 switching factor is not accurate. Widespread use of input slabs in characterizing logic gates (standard ASIC design flow) motivates using a ramp based model for accurate switching factor computation.

Figure 1: Timing analysis with crosstalk is a mutual dependence problem: (a) local problem; (b) global problem

Timing and crosstalk effects are mutually dependent [15]. For example, consider the two coupled nets in Figure 1(a). The switching time on net \( a \) is dependent on the switching time on net \( b \). But the switching time on net \( b \) is not fixed, it is dependent on the switching time on net \( a \). Subsequently all state of the art approaches to static timing analysis crosstalk are iterative. Starting with input arrival time and an initial crosstalk effect, the timing information of the interconnects are iteratively updated until converged to a stable situation.

Chaotic iterative scheme [15] gives a theoretical insight into any iterative procedure used for iterative static timing analysis. Final timing windows are fix-points of a lattice as presented in [15]. We present a new timing algorithm that makes use of the directed search technique presented to predict the worst and best coupling effects from a given input arrival time and an initial crosstalk effect and thus decouples the whole circuit for timing analysis. We also establish that the directed search does an inherent fix-point iteration to come up with accurate coupling effect.

We divide our switching windows into time slots due to reasons presented in [3]. In comparison to [3] our approach is more accurate due to application of accurate coupling model on nonlinear gate delay models based on standard cells from [4]. Our framework is amenable to state-of-the-art static timers and can be integrated easily into any existing signal integrity analysis flow. In essence Nostra-XTalk has the following novel components

1. Directed search technique for coupling effect analysis
2. Accurate static timing analysis with crosstalk

The rest of the paper is organized as follows. Section 2 presents motivation for efficient and accurate coupling anal-

---

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. To copy otherwise, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee.

ysis. Section 3 presents the directed search technique. Section 4 presents the convergence conditions in the fixed point iteration of directed search. Section 5 presents the accurate timer algorithm using directed search. We present our experimental results in Section 6. Conclusions and future work are described in Section 7.

2. MOTIVATIONAL EXAMPLE

We now use an example shown in Figure 2 to motivate the need for accurate crosstalk analysis during timing analysis. Nets $I_1$ and $I_2$ fan into input pin of gates $G_1$ to $G_2$. Rise and fall delay windows on net $I_1$ are $[2,4]$ and $[2,5,3.5]$. Similarly on net $I_2$ the windows are $[3,5]$ and $[3.5,4,5]$. $G_1$ to $G_2$ are inverters of different sizes which leads to different timing arcs $arc_1$ and $arc_2$ in them. Each arc contains four look-up tables which corresponds to rise delay, rise transition, fall delay and fall transition respectively. Also assume that net $I_1$ and $I_2$ has similar rise and fall slew windows given by $[0.2,0.6]$ and $[0.4,0.8]$. Such delay and slew windows are obtained from a timing flow as presented in [5]. Note the difference of our notations from prevalent conditions. Rise and fall delay windows give 0% arrival time rather than 50% point. Rise and fall slew windows represents the time taken for the signal to transition between 0% to 100% of $V_{dd}$. In Figure 2 we have not shown the ground capacitance. Let’s call the ground capacitance as $C_{g}$ for each gate $i$. $C_{g}$ is the lumped capacitance corresponding to net $O_i$. For sake of simplicity consider the same coupling factor for all the nets.

Assume we are doing a worst MCF computation for rise delay window on net $O_1$. Without any loss of generality consider net $O_1$ as victim and $O_2$ as aggressor. For the worst MCF computation, we need to consider the rise delay window at $I_1$, rise slew window at $I_1$, fall delay window at $I_2$ and fall slew window at $I_2$ respectively. We define a timing event as an ordered pair of arrival time and slew.

Consider a coupling model based on slew and arrival times recently proposed by [5]. Assuming delay on arc1 due to input slew as 0.6 and loading cap of $C_{ij} + C_{e}$ be 0.8. Input window $[2,4]$ transforms to $[2.8,4.8]$. Let the fall delay on arc2 due to input fall slew as 0.4 and loading cap of $C_{ij} + C_{e}$ be 0.6. Input window $[3.5,4.5]$ transforms to $[4.1,5.1]$. Slew selection are based on the conventions of static timing analysis [14]. Similarly due to the increase in loading cap, the slew windows at $O_1$ and $O_2$ also change. Assume rise slew at $O_1$ changes to 0.7 from 0.6. Similarly fall slew at $O_2$ changes to 0.5 from 0.4. Following the coupling model from [5], we get the worst MCF from timing events $V = (4,8,0.7)$ and $A = (4,8,0.5)$ where $V$ and $A$ denote victim and aggressor respectively. Worst MCF is computed by $1 + 2k$ where $k = \frac{0.5}{0.5}$ (using formulation from [5]). We have $t_r = 0.7$ while $t_f = 0.5$. Thus we get MCF as 2.4. Using this we update the total capacitance as $C_{ij} + 2.4 \times C_{e}$. We compute the delay due input rise slew as 0.6 and loading cap of $C_{ij} + 2.4 \times C_{e}$ and update the input window $[2,4]$ to $[3,5,0.0]$. The inherent assumption in the analysis presented above is ignoring the correlation between input timing event and worst MCF. Even if we consider slew selection based on static timing analysis convention, each timing event from input window will result in a different MCF. Suppose there are two timing events $T_1 = (3.9,0.6)$ and $T_2 = (4,0.6)$ from input window $[2,4]$. $T_1$ resulted in MCF of 2.5 while $T_2$ gave MCF of 2.4. But delay push-out due to $T_1$ can still be less than the delay push-out due to $T_2$ and thus the event $T_2$ still provides the worst MCF of 2.4. If it is not then the analysis presented above can give wrong result. It is important to verify the delay push-outs due to each timing event from input window before we choose the worst MCF.

Based on the discussion above, for worst MCF computation, searching the space spanned by input delay and slew windows are necessary. Our directed search approach is based on this intuitive idea and we present an efficient approach to search for the input timing event which results in the worst delay push-out rather than trying to find a worst coupling factor.

3. DIRECTED SEARCH APPROACH

It was also shown in [8] that the exact MCF is a function of the overlap scenario between the victim and aggressor signals. Four of the possible overlap scenarios are shown in Figure 3. Figure 4 shows the relations that govern the MCF

![Figure 2: Accurate analysis of coupling capacitance](image)

![Figure 3: Possible overlap scenarios](image)

![Figure 4: Victim and aggressor MCF for various coupling scenarios](image)
Two windows are to be determined at the output of each gate. The first window is the arrival delay window, \([D^*_a, D^*_v]\), defined as the possible output delay values after which the gate output starts to change from its steady state. The second window is the slew window, \([s^*_a, s^*_v]\), defined as the window of the possible slews at the output of the gate. These two windows are computed based on the given delay and slew windows at the input of both the victim and aggressor. Figure 5 shows a circuit diagram for a victim, aggressor, the coupling capacitance between them, and the slew and delay intervals.

**Figure 5: Victim and aggressor equivalent circuit**

Figure 6 shows the equivalent decoupled circuit of that shown in Figure 5. The output delay at the victim and aggressor gates is given by

\[
D^*_v = D^*_i + t^*_c = D^*_i + t^*_s
\]  
\[
D^*_a = D^*_i + t^*_a
\]  

where, \(D^*_v \in [D^*_i, D^*_a]\), \(t^*_c\) is the delay through the victim gate, \(D^*_a \in [D^*_i, D^*_a]\) and \(t^*_s\) is the delay through the aggressor gate.

A cell library is used that has slew/delay tables associated with each gate for both rising and falling output waveform. These tables are looked up with the input slew and the output effective capacitance and give both the corresponding output delay and the output slew. It was observed that the output delay and slew of this cell library is linear with the input slew and the output capacitance. This observation can be explained by assuming the \(\alpha\) power law delay and slew approximations. The output delay, \(t^d\), and the output slew, \(t^s\), as functions of the output capacitance and input slew are given by [11]

\[
t^d = \left(\frac{1}{2} - \frac{1 - V_{DS}}{V_{DS}}\right)t^* + \frac{C_L V_{DD}}{2I_s}\]  
\[
t^s = \frac{C_L V_{DD}}{I_s} \left(\frac{9}{8} + \frac{V_{DD}}{0.8V_{DD}} \ln\left(\frac{10V_{DD}}{eV_{DD}}\right)\right)
\]  

where \(C_L\) is the output capacitance, \(\alpha\) is the velocity saturation index, \(V_{DS}\) is the drain saturation voltage at \(V_{GS} = V_{DD}\), \(I_s\) is the drain saturation current at \(V_{GS} = V_{DD}\). It is clear from Equation (4–5) that the output delay and the output slew are linearly related to the output capacitance and the input slew. Thus the library tables for both the victim and aggressor gates can be visualized as shown in Figure 7.

**Figure 7: Plot of aggressor and victim output delays and slews**

Figure 7 shows the linear relation between the output delay and slew and the output capacitance for a given input slew range \([s^*_i, s^*_v]\). To determine worst/best delay and slew each of the four possible cases shown in Figure 3 should be considered. The worst/best case delay computed based on each case should be compared with those computed from the other cases to find the ultimate worst/best delay and slew. The following section describes the details of obtaining the worst case delay assuming the scenario shown in Figure 3(a).

### 3.1 Worst case delay computation

The worst case computation involves spanning the possible values of \(k\) that ranges from 0 to 1. For each value of \(k\) the victim capacitance is computed as \((1+2k)C_v\) as shown in Figure 4. This value of the victim capacitance results in a set of values for the victim delay and slew as shown in Figure 8. As shown in Figure 4, the aggressor capacitance for this case(a) is

\[
c_a = (1 + \frac{t^*_c}{t^*_s})c_c
\]  

Thus, the equation that gives the aggressor slew in terms of the aggressor effective capacitance \(c_a\) is given by Equation 7

\[
t^*_a = t^*_c (\frac{c_a - c_c}{c_c})
\]  

where \(t^*_a\) is obtained as shown in Figure 8(a). Figure 9(a) shows the plot of Figure 8 on top of Figure 7(b).

**Figure 8: Victim delay and slew values at \((1+2K)C_c\)**

The intersection point between Figure 8 and Figure 7(b) give the aggressor capacitors \([c_1, c_2]\). Each aggressor delay points, \(t^d_i\), can be obtained by substituting with one of the aggressor capacitors \([c_1, c_2]\) as shown in Figure 9(b). Each set of the values obtained, \(t^*_a, t^*_s, t^*_c, t^*_d\), should be tested to see whether it satisfies the overlap scenario shown.
in Figure 3(a). The sets that satisfy the scenario are then compared and the worst delay and slew that can occur in this scenario is determined. The previous computation steps should be repeated with all the possible scenarios shown in Figure 3(a)-(d) and the worst out of all the scenarios is the absolute worst case delay.

4. CONVERGENCE

Directed search for 2 coupled nets is presented in Section 3. But in a general circuit a net is coupled with more than one nets. As shown in Figure 10, net O1 is coupled with net O2 with coupling capacitance C_{c} and net O3 with coupling capacitance C_{t}, net O2 is coupled with O1 and O3 while net O3 is coupled with O1 and O2. Application of directed search on a cluster of more than one coupled nodes is of practical interest.

4.1 Circuit modeling

Signal propagations in a circuit forms a directed acyclic graph (DAG) while crosstalk couplings form bidirectional edges in the DAG. Formally we model our circuit as a general directed graph G = (V, E) where G is partitioned into two subgraphs G^C = (V, C) and G^F = (V, F). The edges in G^C are the bidirectional coupling edges and the edges in G^F are the fan-in edges. The gates of the combinational circuit are represented by the elements of set V. Graph G represents a timing graph with superimposed coupling graph. Each gate has rise delay window (r_{d}^+, r_{d}^-), fall delay window (f_{d}^+, f_{d}^-), rise slew window (r_{s}^+, r_{s}^-) and fall slew window (f_{s}^+, f_{s}^-) respectively.

**Definition 1.** k-cluster is defined as the k-tuple

\[ V, A^0, ..., A^{k-2} > \]

\[ \forall i \in (0, ..., k-2) : (V, A^i) \in C \]

\[ V \text{ is called as the victim node while } A^i \text{ are its aggressors.} \]

**Figure 10: Fixed point iteration in Directed Search**

Based on Definition 1 we formulate our problem

**Problem 1.** (Directed Search on k-cluster). Given a k-cluster with initial IC switching windows, find the best and worst case coupling capacitance that appears on victim V due to aggressors A^i : i \in (0, ..., k-2).

4.2 Best and worst case coupling capacitance as fix-points

Given a k-cluster \(< V, A^0, ..., A^{k-2} >\), a set of switching points from appropriate windows of V, A^0, ..., A^{k-2} will give rise to best and worst case coupling capacitances. When one is seeking for best case capacitance, rise/rise and fall/fall windows should be considered. For worst case coupling capacitance, rise/fall window of V and fall/rise window of A^0, A^1, ..., A^{k-2} should be considered. A switching point is defined as an ordered pair of delay and slew. We consider maximum victim slew for worst case analysis. Minimum victim slew is considered for the best case. For the rest of the discussion we will consider worst case analysis as best case is symmetric to it. The following set gives all possible switching points in a k-cluster.

\[ \{X^V, X^{A^0}, X^{A^1}, ..., X^{A^{k-2}}\} \]

Here X^j is the set of all switching point at node j where j \in (V, A^0, A^1, ..., A^{k-2})

**Theorem 1.** We find points \( x \in X^V \) and \( x' \in X^{A^i} \) where i \in (0, 1, ..., k-2) and form a set

\[ \{ (x, x^V), (x', x^A^i) \} \]

**Equation 12 is a permutation of Equation 11**

\[ \{ (x, x^V), (x', x^A^1), ..., (x', x^{A^{k-2}}) \} \]

**Equation 12 forms a totally ordered set.**

**Proof.** We define a relation k-inclusion (that is \( \sqsubseteq \))

\[ k^<(x, x^V) \sqsubseteq k^<(x', x^A^i) \Rightarrow (x, x^V) \sqsubseteq (x', x^A^i) \]

where, \( k^<(x, x^V) \) is the overlap ratio between points x and x'. By the definition of \( \sqsubseteq \) and by the fact that a unique k exists between 0 and 1 for all 2-tuples \((x, x')\), we can arrange Equation 11 in terms of increasing k. Equation 12 formed by the permutation of Equation 11 is a totally ordered set.

According to lattice theory [6] a partially ordered set (which holds for a total order as well) forms a complete lattice if any subset has a least upper bound (\( \sqsupseteq \)) and greatest lower bound (\( \sqsubseteq \)) for its elements. Our set has a greatest lower bound when k is 0 and a least upper bound when k is 1 for all of its elements. Thus the set forms a complete lattice and if there is a order preserving transformation T [15], we can find the fix-points of this set using chaotic iteration scheme.

**Theorem 2.** Directed Search between a victim and an aggressor is an order preserving transformation. We call the transformation as DS

\[ \forall i : (x, x^V) \sqsubseteq (x, x^A^i) \Rightarrow DS(x, x^V) \sqsubseteq DS(x, x^A^i) \]

**Proof.** Complete description of directed search is given in Section 3. Directed search between a victim and an aggressor come up with the worst possible coupling effect on the victim due to the aggressor and that changes the victim waveform by increasing the overlap ratio. Therefore

\[ (x, x^V) \sqsubseteq (x, x^A^i) \Rightarrow k^<(x, x^V) \geq k^<(x, x^A^i) \]

By property of DS
We always generate subsets of Equation 12 during the recursive application of DS. Chaotic iterations will reach to an optimal fixed point when 
\[ C^\text{k-cluster} \leftarrow c^\text{x,x} \]
while (Node-Queue is not empty)
\[ C^\text{iter} \leftarrow c^\text{iter} \]
\[ (\bar{x}, \bar{x}) \leftarrow \text{Pop(Node-Queue)} \]
Update \( C^\text{k-cluster} \) due to DS(V,a)
\[ C^\text{k-cluster} \leftarrow \text{Worst-Coupling-Solver}(k - \text{cluster}) \]
\[ C^\text{k-cluster} \leftarrow \text{Best-Coupling-Solver}(k - \text{cluster}) \]
if (changes on windows of \( v > \epsilon \))
Add fan-outs of \( v \) to Node-Queue
Add aggressors of \( v \) to Node-Queue
endwhile
end

Figure 11: Worst Case Victim Coupling Capacitance Computation

\[ DS(x, x') = (\bar{x}, \bar{x'}) \quad \text{where} \quad k(\bar{x}, \bar{x'}) \geq k(x, x') \quad (17) \]
\[ DS(\bar{x}, \bar{x'}) = (\bar{x}, \bar{x'}) \quad \text{where} \quad k(\bar{x}, \bar{x'}) \geq k(\bar{x}, \bar{x'}) \quad (18) \]

From Equations 16-18
\[ k(\bar{x}, \bar{x'}) \geq k(x, x') \implies DS(x, x') \supseteq DS(\bar{x}, \bar{x'}) \]

We present a recursive formulation to apply the transformation DS on the set given by Equation 12
\[ DS\{(x, x'), (x, x'), ... , (x, x')\} = DS(DS\{(x, x'), (x, x'), ... , (x, x')\}, DS(x, x')) \]
\[ DS(x, x') = DS(\bar{x}, \bar{x'}) \]

We always generate subsets of Equation 12 during the recursive application of DS. Chaotic iterations will reach to an optimal fixed point when
\[ DS\{((\bar{x}, \bar{x'}), (\bar{x}, \bar{x'}), ... , (\bar{x}, \bar{x'}))\} = \{(\bar{x}, \bar{x'}), (\bar{x}, \bar{x'}), ... , (\bar{x}, \bar{x'})\} \]

When the fixed point iteration converges, we get an effective capacitance which corresponds to the worst effect on victim due to all its aggressors. A pseudo-code of chaotic iteration scheme for worst case coupling capacitance calculation is shown in Figure 11. The algorithm presented in Figure 11 comes up with the worst case coupling capacitance on victim \( V \) due to all its aggressors. We call this capacitance as \( C^\text{k-cluster} \). Similar formulation can be used to get the best case coupling capacitance.

5. ACCURATE ITERATIVE STATIC TIMER

We propose a chaotic iteration [15] based static timer algorithm in Figure 12 which makes use of k-cluster directed search to do accurate crosstalk aware timing analysis. All nodes in the graph \( G \) are topologically sorted and kept in a list \( N \), \( N \) is the input to the non-iterative timer algorithm.

The algorithm initializes by putting all nodes \( N \) into a queue with 1C\(_i\) windows on each of them. The chaotic iteration proceeds as follows. A node from the queue is popped out and updated due to worst and best case coupling capacitances. Worst case coupling capacitance is obtained using Worst-Coupling-Solver presented in Figure 11 while best case coupling capacitance can be obtained by a routine

Algorithm: Accurate iterative static timer
Input: Topologically sorted Node list \( N \)
Output: Accurate Timing Windows on each Node

for each node \( v \in V \)
\[ \text{Time} v \text{ with } IC \text{ coupling capacitance} \]
\[ \text{Node-Queue} = \text{Node-Queue} \cup v \]
while (Node-Queue is not empty)
\[ v \leftarrow \text{Pop(Node-Queue)} \]
Generate \( k - \text{cluster of } v \) (k-cluster)
\[ C^\text{k-cluster} \leftarrow \text{Worst-Coupling-Solver}(k - \text{cluster}) \]
\[ C^\text{k-cluster} \leftarrow \text{Best-Coupling-Solver}(k - \text{cluster}) \]
Time \( v \) with \( C^\text{k-cluster}, C^\text{k-cluster} \)
Update \( C^\text{iter} \) with \( C^\text{k-cluster}, C^\text{k-cluster} \)
if (changes on windows of \( v > \epsilon \))
Add fan-outs of \( v \) to Node-Queue
Add aggressors of \( v \) to Node-Queue
endwhile
end

5.1 Complexity

We present a brief sketch of complexity analysis of iteration-less static timing analysis algorithm. Let the number of nodes in the graph \( G \) be \( N \). [10] shows that complexity of bounded fixed point iteration can be quadratic in the worst case. Chaotic iterations from the outer loop of the algorithm has a complexity of \( O(N^2) \). Suppose over all nodes, the maximum sized \( k - \text{cluster} \) is composed of an \( m \)-tuple. Thus total aggressor nodes in the \( k - \text{cluster} \) is \( (m-1)^2 \). We can bound the complexity of Directed Search on k-cluster by \( O((m-1)^2) \). Directed search operation takes \( O(S) \) iterations where \( S \) represents the discrete values of \( k \) we want to consider between the upper and lower bounds [5] of \( k \) for performing Directed Search. Putting things together the total complexity of the algorithm can be given by \( O(N^2 \cdot (m-1)^2 \cdot S) \). In practice fixed point iteration give linear complexity but what we showed in this section are strict bounds.

Instead of applying Directed Search to k-cluster of a node \( V \), it can be applied to a local cluster [5] of \( V \) to get accurate capacitances and then iterations can be carried out on the basis of global cluster. In this paper although we focus on accuracy but directed search can be applied in an iterative framework as shown in [5] to get the best of both worlds.

6. EXPERIMENTAL RESULTS

6.1 Circuit modeling

We model a given circuit as a directed acyclic graph (referred to subsequently as the circuit’s timing graph). We also introduce 2 virtual nodes \( P_I \) and \( P_O \). \( P_I \) is connected to all primary inputs of the circuit while all outputs are connected to \( P_O \). Nodes in the timing graph represent gates in the circuit while the edges represent the corresponding inter-
connects. We map all nodes to logic gates from the Faraday 90nm technology library. Delay models are available from look-up tables that yield a gate’s delay and slew as functions of its input slew and load (output capacitance). Extracted coupling capacitance values are used to generate a coupling look-up table that denotes the timing dependencies introduced due to coupled nets. This coupling graph is then superimposed on the timing graph.

### 6.2 Results

We present accuracy enhancement results from accurate iterative static timer (IST-DS) on the ISCAS85 benchmarks [1] in Table 1. CE shows the number of coupling edges. k-cluster for each node is obtained and the node is timed with coupling capacitance \( \sum_{i=0}^{n} C_i \). Timing result considering this situation is presented in \( 1C_i \) window. We present rise delay window (\( rd_i, rd_h \)). We compare our algorithm over a iterative algorithm based on the chaotic iteration theory presented in [15]. We call this algorithm as iterative static timer (IST-(0,1,2)) which considers a discrete coupling model with MCFs as 0,1,2 [12]. RT shows the runtime while TA shows the cell tables accesses. We show the Hold Time on the hypothetical node PO. Also we call worst case bound of timing windows as Hold Time to compare both approaches.

\[
\%GA = \frac{\text{Hold Time}^{\text{IST-DS}} - \text{Hold Time}^{\text{IST-(0,1,2)}}}{\text{Hold Time}^{\text{IST-DS}}} \times 100.0
\]

\[
\%GT = \frac{\text{TA}^{\text{IST-(0,1,2)}} - \text{TA}^{\text{IST-DS}}}{\text{TA}^{\text{IST-(0,1,2)}}} \times 100.0
\]

GA refers to the gain in accuracy and GT refers to gain in table access. Hold times given by IST are non-conservative compared to our algorithm which is a potential problem for the designer. Our algorithm increased the accuracy of crosstalk analysis on an average by 25.59% while on one particular circuit c880 the accuracy was improved by 45.5%. Also on an average our algorithm decreased the number of cell delay look-up table access by 40.1% whereas the maximum decrease we obtain is for circuit c6288 (64.8%). Cell table access is one of the most costly operation in timing analysis and the search decreases it considerably. Note that this saving is not reflected in run time because of the complexity of directed search operation. Therefore directed search must be used judiciously to trade-off between speed and accuracy. Results shown are for experiments performed on a Pentium 2.4GHz processor server having 1Gb RAM and running RedHat Linux 9.0.

### 7. CONCLUSIONS AND FUTURE WORK

We present a predictive framework for accurate static timing analysis in UDSM VLSI circuits. A novel technique called directed search is developed to get accurate meaningful static timing and signal integrity analysis. An iterative static timing analysis algorithm is proposed which increases the accuracy of the analysis and also decreases the number of cell delay look-up table accesses. We also demonstrate accuracy enhancement by up-to 45.5% and decrease in cell delay look-up by up-to 64.8%. Directed search in itself is a costly operation. In the future we will study algorithms which apply the directed search selectively to get more accurate as well as efficient timing analysis.

### 8. REFERENCES


