Review: A Pipelined Datapath

- IF/ID Register
- ID/Ex Register
- Ex/Mem Register
- Mem/Wr Register
- PC
- Data Mem
- Mem/Wr
- Reg Wr
- Ext Op
- Mem to Reg
- Mux
- Ifetch
- Reg/Dec
- Exec
- Mem
- Branch
- Wr

Clk

Hetch

Reg/Dec

Exec

Mem

Zero

Imm16

Rs

Rd

Rt

Rb

busA

busB

ALUOp

ALUSrc

MemWr

MmuDr

R/W

MmuWr

WA

IN

RegDst

ALUSrc

MemWr

MemtoReg
Review: Pipeline Control "Data Stationary Control"

* The Main Control generates the control signals during Reg/Dec
  * Control signals for Exec (ExtOp, ALUSrc, ...) are used 1 cycle later
  * Control signals for Mem (MemWr Branch) are used 2 cycles later
  * Control signals for Wr (MemtoReg MemWr) are used 3 cycles later

Review: Pipeline Summary

* Pipeline Processor:
  * Natural enhancement of the multiple clock cycle processor
  * Each functional unit can only be used once per instruction
  * If a instruction is going to use a functional unit:
    - it must use it at the same stage as all other instructions
* Pipeline Control:
  - Each stage’s control signal depends ONLY on the instruction that is currently in that stage
Outline of Today’s Lecture

° Recap and Introduction
° Introduction to Hazards
° Forwarding
° 1 cycle Load Delay
° 1 cycle Branch Delay
° What makes pipelining hard
° Summary

Its not that easy for computers

° Limits to pipelining: Hazards prevent next instruction from executing during its designated clock cycle
  • structural hazards: HW cannot support this combination of instructions
  • data hazards: instruction depends on result of prior instruction still in the pipeline
  • control hazards: pipelining of branches & other instructions that change the PC

° Common solution is to stall the pipeline until the hazard is resolved, inserting one or more “bubbles” in the pipeline
Single Memory is a Structural Hazard

Option 1: Stall to resolve Memory Structural Hazard

361 hazards.
Option 2: Duplicate to Resolve Structural Hazard
• Separate Instruction Cache (Im) & Data Cache (Dm)

Time (clock cycles)

Instr
Order

Load
Instr 1
Instr 2
Instr 3
Instr 4

Data Hazard on r1

add r1, r2, r3
sub r4, r1, r3
and r6, r1, r7
or r8, r1, r9
xor r10, r1, r11
Data Hazard on r1:  (Figure 6.30, page 397, P&H)

- Dependencies backwards in time are hazards

Option1: HW Stalls to Resolve Data Hazard

- Dependencies backwards in time are hazards
But recall use of “Data Stationary Control”

- The Main Control generates the control signals during Reg/Dec
  - Control signals for Exec (ExtOp, ALUSrc, ...) are used 1 cycle later
  - Control signals for Mem (MemWr, Branch) are used 2 cycles later
  - Control signals for Wr (MemtoReg, MemWr) are used 3 cycles later

Option 1: How HW really stalls pipeline

- HW doesn’t change PC => keeps fetching same instruction
  & sets control signals to benign values (0)

```
add r1, r2, r3
stall
stall
stall
sub r4, r1, r3
and r6, r1, r7
```
Option 2: SW inserts independent instructions

- Worst case inserts NOP instructions

<table>
<thead>
<tr>
<th>Time (clock cycles)</th>
</tr>
</thead>
<tbody>
<tr>
<td>IF</td>
</tr>
<tr>
<td>add r1, r2, r3</td>
</tr>
<tr>
<td>nop</td>
</tr>
<tr>
<td>nop</td>
</tr>
<tr>
<td>nop</td>
</tr>
<tr>
<td>sub r4, r1, r3</td>
</tr>
<tr>
<td>and r6, r1, r7</td>
</tr>
</tbody>
</table>

Questions and Administrative Matters
Option 3 Insight: Data is available!

- Pipeline registers already contain needed data

HW Change for “Forwarding” (Bypassing):

- Increase multiplexors to add paths from pipeline registers
- Assumes register read during write gets new value (otherwise more results to be forwarded)
From Last Lecture: The Delay Load Phenomenon

Although Load is fetched during Cycle 1:
- The data is NOT written into the Reg File until the end of Cycle 5
- We cannot read this value from the Reg File until Cycle 6
- 3-instruction delay before the load take effect

Forwarding reduces Data Hazard to 1 cycle:

\[
\begin{align*}
&\text{lw } r1, 0(r2) \\
&\text{sub } r4, r1, r6 \\
&\text{and } r6, r1, r7 \\
&\text{or } r8, r1, r9
\end{align*}
\]
Option 1: HW Stalls to Resolve Data Hazard

- "Interlock": checks for hazard & stalls

```

lw r1, 0(r2)

stall

sub r4, r1, r3

and r6, r1, r7

or r8, r1, r9

```

Option 2: SW inserts independent instructions

- Worst case inserts NOP instructions
- MIPS I solution: No HW checking

```

lw r1, 0(r2)

nop

sub r4, r1, r3

and r6, r1, r7

or r8, r1, r9

```
Software Scheduling to Avoid Load Hazards

Try producing fast code for
\[
a = b + c;
\]
\[
d = e - f;
\]
assuming \(a, b, c, d, e,\) and \(f\)
in memory.

Slow code:
\[
\begin{align*}
LW & \quad Rb, b \\
LW & \quad Rc, c \\
ADD & \quad Ra, Rb, Rc \\
SW & \quad a, Ra \\
LW & \quad Re, e \\
LW & \quad Rf, f \\
SUB & \quad Rd, Re, Rf \\
SW & \quad d, Rd
\end{align*}
\]

Fast code:
\[
\begin{align*}
LW & \quad Rb, b \\
LW & \quad Rc, c \\
ADD & \quad Ra, Rb, Rc \\
SW & \quad a, Ra \\
LW & \quad Re, e \\
LW & \quad Rf, f \\
SUB & \quad Rd, Re, Rf \\
SW & \quad d, Rd
\end{align*}
\]
Compiler Avoiding Load Stalls:

% loads stalling pipeline

- gcc: 54% scheduled, 31% unscheduled
- spice: 42% scheduled, 14% unscheduled
- tex: 65% scheduled, 25% unscheduled

From Last Lecture: The Delay Branch Phenomenon

- Although `Beq` is fetched during Cycle 4:
  - Target address is NOT written into the PC until the end of Cycle 7
  - Branch's target is NOT fetched until Cycle 8
  - 3-instruction delay before the branch take effect

* `Beq` (target is 1000)
Control Hazard on Branches: 3 stage stall

Branch Stall Impact

° If CPI = 1, 30% branch, Stall 3 cycles => new CPI = 1.9!

° 2 part solution:
  • Determine branch taken or not sooner, AND
  • Compute taken branch address earlier

° MIPS branch tests = 0 or ° 0

° Solution Option 1:
  • Move Zero test to ID/RF stage
  • Adder to calculate new PC in ID/RF stage
  • 1 clock cycle penalty for branch vs. 3
Option 1: move HW forward to reduce branch delay

Branch Delay now 1 clock cycle
Option 2: Define Branch as Delayed

* Worst case, SW inserts NOP into branch delay

* Where get instructions to fill branch delay slot?
  * Before branch instruction
  * From the target address: only valuable when branch
  * From fall through: only valuable when don’t branch

* Compiler effectiveness for single branch delay slot:
  * Fills about 60% of branch delay slots
  * About 80% of instructions executed in branch delay slots useful in computation
  * about 50% (60% x 80%) of slots usefully filled

When is pipelining hard?

* Interrupts: 5 instructions executing in 5 stage pipeline
  * How to stop the pipeline?
  * Restart?
  * Who caused the interrupt?

<table>
<thead>
<tr>
<th>Stage</th>
<th>Problem interrupts occurring</th>
</tr>
</thead>
<tbody>
<tr>
<td>IF</td>
<td>Page fault on instruction fetch; misaligned memory access; memory-protection violation</td>
</tr>
<tr>
<td>ID</td>
<td>Undefined or illegal opcode</td>
</tr>
<tr>
<td>EX</td>
<td>Arithmetic interrupt</td>
</tr>
<tr>
<td>MEM</td>
<td>Page fault on data fetch; misaligned memory access; memory-protection violation</td>
</tr>
</tbody>
</table>
When is pipelining hard?

° Complex Addressing Modes and Instructions

° Address modes: Autoregion causes register change during instruction execution
  • Interrupts?
  • Now worry about write hazards since write no longer last stage
    - Write After Read (WAR): Write occurs before independent read
    - Write After Write (WAW): Writes occur in wrong order, leaving wrong result in registers
    - (Previous data hazard called RAW, for Read After Write)

° Memory-memory Move instructions
  • Multiple page faults
  • make progress?

° Floating Point: long execution time
  ° Also, may pipeline FP execution unit so that can initiate new instructions without waiting full latency

<table>
<thead>
<tr>
<th>FP Instruction</th>
<th>Latency</th>
<th>Initiation Rate</th>
<th>(MIPS R4000)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Add, Subtract</td>
<td>4</td>
<td>3</td>
<td></td>
</tr>
<tr>
<td>Multiply</td>
<td>8</td>
<td>4</td>
<td></td>
</tr>
<tr>
<td>Divide</td>
<td>36</td>
<td>35</td>
<td></td>
</tr>
<tr>
<td>Square root</td>
<td>112</td>
<td>111</td>
<td></td>
</tr>
<tr>
<td>Negate</td>
<td>2</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>Absolute value</td>
<td>2</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>FP compare</td>
<td>3</td>
<td>2</td>
<td></td>
</tr>
</tbody>
</table>

° Divide, Square Root take -10X to -30X longer than Add
  • Exceptions?
  • Adds WAR and WAW hazards since pipelines are no longer same length
Hazard Detection

Suppose instruction \( i \) is about to be issued and a predecessor instruction \( j \) is in the instruction pipeline.

\[
\begin{align*}
\text{Rregs}(i) &= \text{Registers read by instruction } i \\
\text{Wregs}(i) &= \text{Registers written by instruction } i \\
\end{align*}
\]

° A RAW hazard exists on register \( \rho \) if \( \exists \rho, \rho \in \text{Rregs}(i) \cap \text{Wregs}(j) \)
  - Keep a record of pending writes (for inst's in the pipe) and compare with operand regs of current instruction.
  - When instruction issues, reserve its result register.
  - When on operation completes, remove its write reservation.

° A WAW hazard exists on register \( \rho \) if \( \exists \rho, \rho \in \text{Wregs}(i) \cap \text{Wregs}(j) \)

° A WAR hazard exists on register \( \rho \) if \( \exists \rho, \rho \in \text{Wregs}(i) \cap \text{Rregs}(j) \)

Avoiding Data Hazards by Design

Suppose instructions are executed in a pipelined fashion such that instructions are initiated in order.

° **WAW avoidance**: if writes to a particular resource (e.g., reg) are performed in the same stage for all instructions, then no WAW hazards occur.
  proof: writes are in the same time sequence as instructions.

\[
\begin{array}{cccc}
1 & R/D & E & W \\
I & R/D & E & W \\
I & R/D & E & W \\
\end{array}
\]

° **WAR avoidance**: if in all instructions reads of a resource occur at an earlier stage than writes to that resource occur in any instruction, then no WAR hazards occur.
  proof: A successor instruction must issue later, hence it will perform writes only after all reads for the current instruction.

\[
\begin{array}{cccc}
1 & R/D & E & W \\
I & R/D & E & W \\
I & R/D & E & W \\
\end{array}
\]
First Generation RISC Pipelines

* All instructions follow same pipeline order ("static schedule").
* Register write in last stage
  – Avoid WAW hazards
* All register reads performed in first stage after issue.
  – Avoid WAR hazards
* Memory access in stage 4
  – Avoid all memory hazards
* Control hazards resolved by delayed branch (with fast path)
* RAW hazards resolved by bypass, except on load results
  which are resolved by fiat (delayed load).

Substantial pipelining with very little cost or complexity.
Machine organization is (slightly) exposed!
Relies very heavily on "hit assumption"of memory accesses in cache

Review: Summary of Pipelining Basics

* Speed Up \( \hat{\text{Speed Up}} \) Pipeline Depth; if ideal CPI is 1, then:
  \[
  \text{Speedup} = \frac{\text{Pipeline depth}}{1 + \text{Pipeline stall cycles per instruction}} \times \frac{\text{Clock cycle unpipelined}}{\text{Clock cycle pipelined}}
  \]
* Hazards limit performance on computers:
  • structural: need more HW resources
  • data: need forwarding, compiler scheduling
  • control: early evaluation & PC, delayed branch, prediction
* Increasing length of pipe increases impact of hazards since pipelining
  helps instruction bandwidth, not latency
* Compilers key to reducing cost of data and control hazards
  • load delay slots
  • branch delay slots
* Exceptions, Instruction Set, FP makes pipelining harder
* Longer pipelines \( \Rightarrow \) Branch prediction, more instruction parallelism?