References

[1] J. A. Chandy, S. Parkes, and P. Banerjee, "Distributed object oriented data structures and algorithms for vlsi cad," in *Proceedings of the International Workshop on Parallel Algorithms for Irregularly Structured Problems*, (Santa Barbara, CA), Aug. 1996. To appear.

[2] G. Hasteer and P. Banerjee, "A parallel algorithm for state assignment in finite state machines," in *Proceedings of the International Conference on Parallel Processing*, (Bloomingdale, IL), Aug. 1996. To appear.

[3] K. MacPherson and P. Banerjee, "Parallel algorithms for VLSI layout verification," *Journal of Parallel and Distributed Computing*, 1996. To appear.

[4] V. Krishnaswamy and P. Banerjee, "Actor based parallel VHDL simulation using Time Warp," in *Proceedings of the 1996 Workshop on Parallel and Distributed Simulation*, (Philadelphia, PA), May 1996.

[5] Z. Xing and P. Banerjee, "A parallel hierarchical algorithm for module placement based on sparse linear equations," in *Proceedings of the International Symposium on Circuits and Systems*, (Atlanta, GA), pp. IV:691–694, May 1996.

[6] P. Prabhakaran and P. Banerjee, "Parallel algorithms for force directed scheduling of flattened and hierarchical signal flow graphs," Tech. Rep. CRHC–96–05/UILU–ENG–96–2209, Center for Reliable and High-Performance Computing, University of Illinois, Urbana, Illinois, Mar. 1996.

[7] V. Krishnaswamy and P. Banerjee, "Design and implementation of an an actor based parallel VHDL simulator," Tech. Rep. CRHC–96–04/UILU–ENG–96–2204, Center for Reliable and High-Performance Computing, University of Illinois, Urbana, Illinois, Feb. 1996.

[8] J. A. Chandy and P. Banerjee, "Parallel simulated annealing strategies for VLSI cell placement," in *Proceedings of the International Conference on VLSI Design*, (Bangalore, India), pp. 37–42, Jan. 1996.

[9] G. Hasteer, "Parallel algorithms for state assignment of finite state machines," Master's thesis, University of Illinois at Urbana-Champaign, Jan. 1996. Tech. Rep. CRHC–96–02/UILU–ENG–96–2202.

[10] S. Parkes, P. Banerjee, and J. Patel, "A parallel algorithm for fault simulation based on PROOFS," in *Proceedings of the International Conference on Computer Design*, (Austin, TX), Oct. 1995.

[11] K. MacPherson, "Parallel algorithms for layout verification," Master's thesis, University of Illinois at Urbana-Champaign, Aug. 1995. Tech. Rep. CRHC–95–18/UILU–ENG–95–2229.

[12] K. De, J. A. Chandy, S. Roy, S. Parkes, and P. Banerjee, "Portable parallel algorithms for logic synthesis using the MIS approach," in *Proceedings of the International Parallel Processing Symposium*, (Santa Barbara, CA), pp. 579–585, Apr. 1995.

[13] S. Parkes, J. A. Chandy, and P. Banerjee, "A library-based approach to portable, parallel, object-oriented programming: Interface, implementation, and application," in *Supercomputing '94*, (Washington, DC), pp. 69–78, Nov. 1994.

[14] S. M. Parkes, *A Class Library Approach to Concurrent Object-Oriented Programming with Applications to VLSI CAD*. PhD thesis, University of Illinois at Urbana-Champaign, Sept. 1994. Tech. Rep. CRHC-94-20/UILU-ENG-94-2235.

[15] K. De and P. Banerjee, "Parallel logic synthesis using partitioning," in *Proceedings of the International Conference on Parallel Processing*, (St. Charles, IL), pp. III:135–142, Aug. 1994.

[16] B. Ramkumar and P. Banerjee, "ProperCAD: A portable object-oriented parallel environment for VLSI CAD," *IEEE Transactions on Computer Aided Design*, vol. 13, pp. 829–842, July 1994.

[17] S. Parkes, P. Banerjee, and J. H. Patel, "ProperHITEC: A portable, parallel, object–oriented approach to sequential test generation," in *Proceedings of the Design Automation Conference*, (San Diego, CA), pp. 717–721, June 1994.

[18] K. De, B. Ramkumar, and P. Banerjee, "A portable parallel algorithm for logic synthesis using transduction," *IEEE Transactions on Computer Aided Design*, pp. 566–580, May 1994.

[19] S. Kim, J. A. Chandy, S. Parkes, B. Ramkumar, and P. Banerjee, "ProperPLACE: A portable parallel algorithm for cell placement," in *Proceedings of the International Parallel Processing Symposium*, (Cancun, Mexico), pp. 932–941, Apr. 1994.

[20] P. Banerjee, *Parallel Algorithms for VLSI Computer-aided Design Applications*. Englewoods-Cliffs, NJ: Prentice Hall, 1994.

[21] S. Parkes, J. A. Chandy, and P. Banerjee, "ProperCAD II: A run-time library for portable, parallel, object-oriented programming with applications to VLSI CAD," Tech. Rep. CRHC–93–22/UILU–ENG–93–2250, Center for Reliable and High-Performance Computing, University of Illinois, Urbana, Illinois, Dec. 1993.

[22] K. De, *Parallel Algorithms for Logic Synthesis*. PhD thesis, University of Illinois at Urbana-Champaign, Sept. 1993. Tech. Rep. CRHC–93–20/UILU–ENG–93–2235.

[23] S. Kim, *Improved Algorithms for Cell Placement and their Parallel Implementations*. PhD thesis, University of Illinois at Urbana-Champaign, July 1993. Tech. Rep. CRHC–93–18/UILU–ENG–93–2231.

[24] K. P. Belkhale, R. J. Brouwer, and P. Banerjee, "Task scheduling for exploiting parallelism and hierarchy in VLSI CAD applications," *IEEE Transactions on Computer Aided Design*, vol. 12, pp. 557–567, May 1993.

[25] B. Ramkumar and P. Banerjee, "ProperEXT: A portable parallel algorithm for VLSI circuit extraction," in *Proceedings of the International Parallel Processing Symposium*, (Newport Beach, CA), pp. 434–438, Apr. 1993.

[26] B. Ramkumar and P. Banerjee, "ProperCAD: A portable object-oriented parallel environment for VLSI CAD," Tech. Rep. CRHC–93–04/UILU–ENG–93–2205, Center for Reliable and High-Performance Computing, University of Illinois, Urbana, Illinois, Jan. 1993.

[27] C.-F. Lim, K. De, P. Banerjee, and S. Muroga, "A shared memory parallel algorithm for logic synthesis," in *Proceedings of the International VLSI Design Conference*, (Bombay, India), Jan. 1993.

[28] B. Ramkumar and P. Banerjee, "Portable parallel test generation for sequential circuits," in *Digest of Papers, International Conference on Computer-Aided Design*, (Santa Clara, CA), pp. 220–223, Nov. 1992.

[29] K. De, B. Ramkumar, and P. Banerjee, "ProperSYN: A portable parallel algorithm for logic synthesis," in *Digest of Papers, International Conference on Computer-Aided Design*, (Santa Clara, CA), pp. 412–416, Nov. 1992.

[30] B. Ramkumar and P. Banerjee, "ProperCAD: A portable object-oriented parallel environment for VLSI CAD," in *Proceedings of the International Conference on Computer Design*, (Cambridge, MA), pp. 544–548, Oct. 1992.

[31] J.-M. Hsu and P. Banerjee, "Performance measurement and trace driven simulation of parallel CAD and numeric applications on a hypercube multicomputer," *IEEE Transactions on Parallel and Distributed Systems*, vol. 3, pp. 451–464, July 1992.

[32] R. J. Brouwer and P. Banerjee, "PARAGRAPH: A parallel algorithm for simultaneous placement and routing using hierarchy," in *Proceedings of the European Conference on Design Automation*, (Brussels, Belgium), pp. 328–332, Mar. 1992.

[33] S. Patil and P. Banerjee, "Performance trade-offs in a parallel test generation/fault simulation environment," *IEEE Transactions on Computer Aided Design*, vol. 10, pp. 1542–1558, Dec. 1991.

[34] C.-F. Lim, "A parallel algorithm for multi-level logic synthesis using the transduction method," Master's thesis, University of Illinois at Urbana-Champaign, Sept. 1991. Tech. Rep. CRHC–91–27.

[35] G. G. Zipfel, "A parallel algorithm for algebraic factoring with applications to multilevel logic minimization," Master's thesis, University of Illinois at Urbana-Champaign, June 1991. Tech. Rep. CRHC–91–24/UILU–ENG–91–2234.

[36] S. Patil, P. Banerjee, and J. H. Patel, "Parallel test generation for sequential circuits on general purpose multiprocessors," in *Proceedings of the Design Automation Conference*, (San Francisco, CA), June 1991.

[37] K. P. Belkhale and P. Banerjee, "Parallel algorithms for VLSI circuit extraction," *IEEE Transactions on Computer Aided Design*, vol. 10, pp. 604–618, May 1991.

[38] R. J. Brouwer, *Parallel Algorithms for Placement and Routing in VLSI Design*. PhD thesis, University of Illinois at Urbana-Champaign, Jan. 1991. Tech. Rep. CRHC–91–02/UILU–ENG–91–2204.

[39] K. P. Belkhale, *Parallel Algorithms for CAD with Applications to Circuit Extraction*. PhD thesis, University of Illinois at Urbana-Champaign, Nov. 1990. Tech. Rep. CRHC–90–15/UILU–ENG–90–2251.

[40] K. P. Belkhale and P. Banerjee, "A parallel algorithm for hierarchical circuit extraction," in *Digest of Papers, International Conference on Computer-Aided Design*, (Santa Clara, CA), pp. 236–239, Nov. 1990.

[41] S. Patil, *Parallel Algorithms for Test Generation and Fault Simulation*. PhD thesis, University of Illinois at Urbana-Champaign, Aug. 1990. Tech. Rep. CRHC–90–12/UILU–ENG–90–2245.

[42] R. J. Brouwer and P. Banerjee, "PHIGURE: A parallel hierarchical global router," in *Proceedings of the Design Automation Conference*, (Orlando, FL), pp. 650–653, June 1990.

[43] J.-M. Hsu and P. Banerjee, "Performance measurements and trace driven simulation of parallel CAD and numeric applications on a hypercube multicomputer," in *Proceedings of the 17th International Symposium on Computer Architecture*, (Seattle, WA), pp. 260–269, May 1990.

[44] S. Patil and P. Banerjee, "A parallel branch and bound algorithm for test generation," *IEEE Transactions on Computer Aided Design*, vol. 9, pp. 313–322, Mar. 1990.

[45] P. Banerjee, M. H. Jones, and J. S. Sargent, "Parallel simulated annealing algorithms for standard cell placement on hypercube multiprocessors," *IEEE Transactions on Parallel and Distributed Systems*, vol. 1, pp. 91–106, Jan. 1990.

[46] P. Banerjee, M. Jones, J. Sargent, R. J. Brouwer, K. P. Belkhale, and S. Patil, "Parallel algorithms for VLSI computer-aided design tools on hypercube multiprocessors," in *Advances in VLSI Computer-Aided Design* (I. N. Hajj, ed.), vol. 2, England: JAI Press, 1990.

[47] S. Patil, P. Banerjee, and C. Polychronopolous, "Efficient circuit partitioning algorithms for parallel logic simulation," in *Supercomputing '89*, (Reno, NV), pp. 361–364, Nov. 1989.

[48] K. P. Belkhale and P. Banerjee, "PACE2: An improved parallel VLSI extractor with parametric extraction," in *Digest of Papers, International Conference on Computer-Aided Design*, (Santa Clara, CA), pp. 526–530, Nov. 1989.

[49] S. Patil and P. Banerjee, "Fault partitioning issues in an integrated parallel test generation fault simulation environment," in *Proceedings of the International Test Conference*, (Washington, DC), pp. 718–727, Aug. 1989.

[50] S. Patil and P. Banerjee, "A parallel branch and bound approach to test generation," in *Proceedings of the Design Automation Conference*, (Las Vegas, NV), pp. 339–345, June 1989.

[51] J. Sargent and P. Banerjee, "A parallel row-based algorithm for standard cell placement with integrated error control," in *Proceedings of the Design Automation Conference*, (Las Vegas, NV), pp. 590–594, June 1989.

[52] K. P. Belkhale and P. Banerjee, "PACE: A parallel VLSI circuit extractor on the Intel hypercube multiprocessor," in *Digest of Papers, International Conference on Computer-Aided Design*, (Santa Clara, CA), pp. 326–329, Nov. 1988.

[53] R. J. Brouwer and P. Banerjee, "A parallel simulated annealing algorithm for channel routing on a hypercube multiprocessor," in *Proceedings of the International Conference on Computer Design*, (Rye Brook, NY), pp. 4–7, Oct. 1988.

[54] J. S. Sargent, "A parallel row-based algorithm with error control for standard-cell placement on a hypercube computer," Master's thesis, University of Illinois at Urbana-Champaign, Aug. 1988. Tech. Rep. CSG–92/UILU–ENG–88–2259.

[55] A. D. Hagin, "Parallel circuit extraction on a hypercube multiprocessor," Master's thesis, University of Illinois at Urbana-Champaign, May 1988. Tech. Rep. CSG–89/UILU–ENG–88–2230.

[56] R. J. Brouwer, "Experiences with serial and parallel algorithms for channel routing using simulated annealing," Master's thesis, University of Illinois at Urbana-Champaign, Feb. 1988. Tech. Rep. CSG–84/UILU–ENG–88–2213.

[57] M. Jones and P. Banerjee, "Performance of a parallel algorithm for standard cell placement on the Intel hypercube," in *Proceedings of the Design Automation Conference*, (Miami Beach, FL), pp. 807–813, June 1987.

[58] M. H. Jones, "A parallel simulated annealing algorithm for standard cell placement on a hypercube computer," Master's thesis, University of Illinois at Urbana-Champaign, Dec. 1986. Tech. Rep. CSG–60/UILU–ENG–86–2241.

[59] P. Banerjee and M. Jones, "Parallel simulated annealing for standard cell placement on a hypercube computer," in *Digest of Papers, International Conference on Computer-Aided Design*, (Santa Clara, CA), pp. 34–37, Nov. 1986.