• M. H. Lipasti, C. B. Wilkerson, and J. P. Shen, Value Locality and Load Value Prediction, Proc. 7th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS-VII), page 138-147, Oct 1996.
  AND
  C. Fu, M. D. Jennings, S. Y. Larin and T. M. Conte, " Value Speculation Scheduling for High Performance Processors," Proceedings of the 8th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS-VIII), (San Jose, CA), Oct. 4-7, 1998.

• Subbarao Palacharla, Norman P. Jouppi, and J. E. Smith, Complexity-Effective Superscalar Processors, Proc. 24th International Symposium on Computer Architecture (ISCA 24), pages 206-218, June 1997.

• Dean M. Tullsen, Susan J. Eggers, Joel S. Emer, Henry M. Levy, Jack L. Lo, and Rebecca Stamm, Exploiting Choice: Instruction Fetch and Issue on an Implementable Simultaneous Multithreading Processor, Proc. 23rd International Symposium on Computer Architecture (ISCA 23), pages 191-202, May 1996.

• Avinash Sodani and Gurindar S. Sohi, Dynamic Instruction Reuse , 24th International Symposium on Computer Architecture(ISCA), June 1997.

• G. S. Sohi, S. Breach, and T. N. Vijaykumar, Multiscalar Processors, 22th International Symposium on Computer Architecture.

• Eric Rotenberg, Quinn Jacobson, Yiannakis Sazeides, and James E. Smith, Trace Processors, Proceedings of the 30th Annual International Symposium on Microarchitecture, pp. 138-148, December 1997.

• Stefanos Kaxiras and James R. Goodman, Improving CC-NUMA Performance Using Instruction-Based Prediction, HPCA 5.
  AND
  Shubhendu S. Mukherjee and Mark D. Hill, Using Prediction to Accelerate Coherence Protocols, Proceedings of the 25th Annual International Symposium on Computer Architecture (ISCA), 1998.

Please contact Andreas Moshovos to obtain copies of these papers.